



CALL FOR PAPERS

UCAS-7

HPCA-18

The 7th INTERNATIONAL WORKSHOP on UNIQUE CHIPS and SYSTEMS

To be held in conjunction with HPCA-18

February 26, 2012

New Orleans, Louisiana, USA

Organizers:

Byeong Kil Lee, Univ of Texas at San Antonio
Dhiresha Kudithipudi, RIT
Tor Aamodt, University of British Columbia

Program Committee:

Nak Woong Eum, ETRI
Xin Fu, University of Kansas
Paul Gratz, Texas A&M Univ, College Station
Jie Han, University of Alberta
Jaehyuk Huh, KAIST
Ali Irturk, UCSD
Canturk Isci, IBM TJ Watson
Eugene John, UTSA
Dimitris Kaseridis, ARM
Tejas Karkhanis, IBM TJ Watson
Omer Khan, Univ of Massachusetts Lowell
Yong Bin Kim, Northeastern University
Shigeru Kusakabe, Kyushu University
Erik Lindholm, Nvidia
Chen Liu, FIU
Ingyu Lee, Troy University
Mike O'Connor, AMD
Resit Sendag, University of Rhode Island
Michael Shebanow, Nvidia
Abbas Sheibanyrad, TIMA Laboratory, France
Lei Wang, University of Connecticut

This workshop looks forward to bring together unique research in all areas of chip and system design. We are looking forward to assembling a program with unique technologies, circuits and architectures that your academic or industry team is working on.

UCAS-7 will have 2 main subcategories (computer architecture and VLSI design) and WIP (Work in Progress) session.

Subcategories	Topics of interest include but not limited to unique aspects of:
I. Computer Architecture	<ul style="list-style-type: none">• VLSI Systems• Nanoelectronics and Gigascale Systems• Software Systems• Grid computing• Mobile Cloud Computing• GPU / GPGPU• Pervasive Computing• Radiation hardened systems• Low Power Architectures and Systems• Low Power Software• Bioinformatics• Integrated Security Systems• Visualization• Biometrics / Biomedical• Data hiding
II. VLSI design	<ul style="list-style-type: none">• Blind Signal and Image Processing• Wireless ad hoc and sensor networks• Massively parallel architectures• Multithreaded architectures• Fine-grain parallel architectures• Many-core architectures• Multimedia and Mobile processors• Performance Evaluation and Workload Characterization• Unique technologies (quantum well, optoelectronic, biologically inspired circuits/systems, RF and high frequency, etc.)
WIP (Work in Progress) session	The Work in Progress session is devoted to the presentation of new and on-going research in computer architecture and VLSI design. The primary purpose of the WIP session is to provide researchers with an opportunity to discuss their evolving ideas and get feedback in the workshop.

Important Dates:

Paper Submission: **December 16, 2011**
Notification of Acceptance: January 16, 2012
Final Version Due: January 23, 2012

Submission Guideline: Prospective authors are invited to submit a full paper **not exceeding 8 pages (6-8 pages)** in length in standard IEEE two-column format for regular sessions; **4 pages** in length in standard IEEE two-column format for WIP session.

Submission site: <http://chicago.ece.utsa.edu/ucas7>

For more information, visit the UCAS website at:

<http://www.ispass.org/ucas>