



March 23-25, 2014
Monterey, CA

CALL FOR PAPERS

International Symposium on Performance Analysis of Systems and Software – ISPASS-2014

GENERAL CHAIR

Tor M. Aamodt, *University of British Columbia*

PROGRAM CHAIR

Benjamin C. Lee, *Duke*

PROGRAM COMMITTEE

Alaa Alameldeen, *Intel*
Abhishek Bhattacharjee, *Rutgers*
Ramon Canal, *UPC Barcelona*
Fred Chong, *UC Santa Barbara*
Robert Clay, *Sandia*
Bronis de Supinski, *LLNL*
Stijn Eyerman, *Ghent*
Andrew Hilton, *Duke*
Nuwan Jayasena, *AMD*
Xiaoyao Liang, *Shanghai Jiaotong*
Kevin Lim, *HP*
Albert Meixner, *NVIDIA*
Karthick Rajamani, *IBM*
Jose Renau, *UC Santa Cruz*
Ali Saidu, *ARM*
Karu Sankaralingam, *Wisconsin*
Arvindh Shriraman, *Simon Fraser*
Ravi Soundararajan, *VMWare*
Lingjia Tang, *Michigan*
Devesh Tiwari, *ORNL*
Mohit Tiwari, *Texas*
David Wentzlaff, *Princeton*
Qiang Wu, *Facebook*
Hongzhong Zheng, *Samsung*

PUBLICITY CHAIR

Byeong Kil Lee, *Samsung*

FINANCE CHAIR

Nadeem Malik, *IBM*

WEB CHAIR

Mike Ferdman, *Stonybrook*

PUBLICATIONS CHAIR

Mark Hempstead, *Drexel*

WORKSHOPS/TUTORIALS CHAIR

Jason Mars, *University of Michigan*

REGISTRATION CHAIR

Suzanne Rivoire, *Sonoma State University*

STUDENT TRAVEL CHAIR

Carole-Jean Wu, *Arizona State University*



IEEE

Sponsored by the IEEE
Computer Society's TCI, TCCA,
and TC-uARCH



The IEEE International Symposium on Performance Analysis of Systems and Software provides a forum for sharing advanced academic and industrial research work focused on performance analysis in the design of computer systems and software. Authors are invited to submit previously unpublished work for possible presentation at the conference. Papers are solicited in fields that include the following:

- Performance and power evaluation methodologies
 - Analytical modeling
 - Statistical approaches
 - Tracing and profiling tools
 - Simulation techniques
 - Hardware (e.g., FPGA) accelerated simulation
 - Hardware performance counter architectures
 - Power/Temperature/Variability/Reliability models for computer systems
 - Micro-benchmark based hardware analysis techniques
- Performance and power analysis
 - Metrics
 - Bottleneck identification and analysis
 - Visualization
- Power/Performance analysis of commercial and experimental hardware
 - General-purpose microprocessors
 - Multi-threaded, multi-core and many-core architectures
 - Accelerators and graphics processing units
 - Embedded and mobile systems
 - Enterprise systems and data centers
 - Supercomputers
 - Computer networks
- Power/Performance analysis of emerging workloads and software
 - Software written in managed languages
 - Virtualization and consolidation workloads
 - Internet-sector workloads
 - Embedded, multimedia, games, telepresence
 - Bioinformatics, life sciences, security, biometrics
- Application and system code tuning and optimization
- Confirmations or refutations of important prior results

In addition to research papers, we also welcome tool papers. The conference is an ideal forum to publicize new tools to the community. Tool papers will be judged primarily on their potentially wide impact and use than on their research contribution. Tools in any of the above fields of interest are eligible.

See <http://www.ispass.org> for submission details.

IMPORTANT DATES

Paper abstract submission: September 20, 2013
Full submission: September 27, 2013 (*No extensions*)
Rebuttal: November 27-29, 2013
Notification: December 11, 2013
Final paper due: January 31, 2014